Appl. No. 10/757 202 Reply to Advisory Action of March 30, 2006 Attorney Docket No. 2002-0350 /24061.484 Customer No. 42717

Amendments To The Claims

Please cancel Claims 15-19 without prejudice. The following list of the claims replaces all prior versions and lists of the claims in this application.

1. (Previously presented) A method for the planarization of an integrated circuit structure comprising:

providing a substrate having a plurality of patterned regions;

polishing said substrate with an initial chemical mechanical polishing slurry until partial planarization occurs; and

continuing to final planarization with a second slurry;

wherein said initial slurry comprises a diluted ceria-based slurry with the compositions that ranges from 0.5 wt. % to 1.0 wt. % ceria; and

wherein said second slurry comprises a ceria-based slurry with composition ranging from 1.0 wt. % to 2.0 wt. % ceria, said initial slurry and said second slurry having different concentrations of ceria.

- 2. (Original) The method of claim 1 wherein said integrated circuit structure comprises shallow trench solution.
- 3 (Criginal) The method of claim 2 wherein said shallow trench isolation comprises silicon oxide, silicon nitride and polysilicon layers in various configurations.

Appl. No 10/757 ::02 Reply to Advisory Action of March 30, 2006 Attorney Docket No. 2002-0350 /24061.484 Customer No. 42717

- 4. (Canceled).
- 5. (Canceled).
- 6. (Original) The method of claim 1 wherein said polishing said substrate with said initial chemical mechanical polishing slurry until partial planarization occurs comprises a control of polishing time so as to avoid overpolishing of a stop layer.
 - 7. (Carceled).
- E. (Original) The method of claim 1 wherein said continuing to final planarization with said second stray completes said planarization.
- 9. (Previously presented) A method for the planarization of an integrated circuit structure comparising:

providing a substrate having a plurality of patterned regions wherein said substrate is to be planatized to a stop layer;

polishing said substrate with a first chemical mechanical polishing slurry composition until partial planarization occurs; and

thereafter continuing to final planarization with a second slurry;

wherein said first slurry comprises a diluted ceria-based slurry with compositions ranging from 0.5 wt. % to 1.0 wt. % ceria

Appl. No 10/757 ±02 Reply to Advisory Action of March 30, 2006 Attorney Docket No. 2002-0350 /24061.484 Customer No. 42717

wherein said second slurry comprises a ceria-based slurry with composition ranging from 1.0 wt. % to 2.0 wt. % ceria, said first and second slurries having different concentrations of ceria.

- 10. (Original) The method of claim 9 wherein said integrated circuit structure comprises shallow trench solution comprising silicon oxide and wherein said stop layer comprises one or more silicon nitride or polysilicon layers.
 - 11. (Canceled).
 - 12. (Canceled).
- 13. (Original) The method of claim 9 wherein said polishing said substrate with said first chemical mechanical polishing slurry composition until partial planarization occurs further comprises a control of polishing time so as to avoid overpolishing of said stop layer.
 - 14. (Canceled).
 - 15. (Canceled).
 - 15. (Cadceled).
 - 17. (Canceled).

4

Appl. No. 10/757:302 Reply to Advisory Action of March 30, 2006 Attorney Docket No. 2002-0350 /24061.484 Customer No. 42717

8. (Cunceled).

39. (Canceled).